ENGINEERING & TECHNOLOGY IN INDIA

Strength for Today and Bright Hope for Tomorrow

Volume 1:1 February 2016

Chief Editor
Dr. D. Nagarathinam, M.E., Ph.D.

Editors
         Dr. P. N. Rajnarayanan, M.E., Ph.D.
         Dr. K. Sudalaimani, M.E., Ph.D.
         Dr. S. Ramanathan, Ph.D. (Chemistry)

Language and Style Advisors
         G. Baskaran, Ph.D.
         Sam Mohanlal, Ph.D.

Executive Editor
         M. S. Thirumalai, Ph.D.

Back Issues of Engineering & Technology in India - From 2016

HOME PAGE



BOOKS FOR YOU TO READ AND DOWNLOAD FREE!


BACK ISSUES


  • E-mail your articles and book-length reports to engineeringandtechnologyindia@gmail.com.
  • Your articles and book-length reports should be written following standard Stylesheets such as ASME reference and citation models.
  • The Editorial Board has the right to accept, reject, or suggest modifications to the articles submitted for publication, and to make suitable stylistic adjustments. High quality, academic integrity, ethics and morals are expected from the authors and discussants.
  • Would you like to announce the dates and venues of your conferences, seminars, etc., and also publish the outline proceedings of these programs? Send a report to Engineering & Technology in India, engineeringandtechnologyindia@gmail.com..

Copyright © 2015
M. S. Thirumalai




Area and Delay Efficient Digital Comparator

P. Murugeswari and R. Rampriya


Abstract

Quantum-dot cellular automata (QCA) tend to be an attractive emerging technology suitable for the development of ultra dense low-power high-performance digital circuits. Efficient solutions have recently been proposed for several arithmetic circuits, such as adders, multipliers, and comparators. This paper proposes a new design approach oriented to the implementation of binary comparators in QCA. The proposed work uses novel implementation strategies, methodologies and new formulations of basic logic equations to make the comparison function applied to comparator efficient. The new strategy has been exploited in the design of two different comparator architectures and for several operands word lengths. The comparators proposed here exhibit significantly higher speed and reduced overall area. The existing and proposed comparators are synthesized using Xilinx and performance is evaluated in terms of number of gates and delay.

Keywords: Binary comparators, majority gates, Quantum-dot cellular automata (QCA).

Introduction

Quantum-dot cellular automata (QCA) technology provides a promising opportunity to overcome the approaching limits of conventional CMOS technology [1] [6]. For this reason, in recent years the design of logic circuits based on QCA received a great deal of attention, and special efforts have been directed towards arithmetic circuits, such as adders [7][14],multipliers [15][21] and comparators [22][28].Even though comparators are key elements for a wide range of applications [29][30].QCA implementations existing in the literature are mainly provided for comparing two single bits. Only few examples of comparators able to process n-bit operands, with n > 2, are available [24][26][27].The comparator described in [22] simply computes the XNOR function to check whether two input bits a and b match each other. The structures proposed in [23][28] have higher computational capabilities, and circuits able to recognize all the three possible conditions in which a = b, a > b and a< b (full comparators) are described in [23][24]and [27]. The 1-bit implementation is proposed in [23] and then improved in [25], has been exploited in [27] to design a parallel n-bit full comparator. An example of serial structures is provided in [24], whereas the n-bit comparator described in [26] can recognize only the case in which, A and B being the n bit inputs, A = B.


This is only the beginning part of the article. PLEASE CLICK HERE TO READ THE ENTIRE ARTICLE IN PRINTER-FRIENDLY VERSION.


P. Murugeswari1
Assistant Professor
mugaa08@gmail.com

R. Rampriya
Assistant Professor
rampriya.28.1991@gmail.com

Theni Kammavar Sangam College of Technology
Theni 625 534
Tamil Nadu
India



CONTACT EDITOR